Abstract-Theoretical results due to V. Malyugin on linearization of arithmetical models of logical functions are interpreted and refined from the viewpoint of modern techniques of logical design of integral circuits and nearest neighbor technologies.
INTRODUCTION
Computer-aided design of integral circuits (CAD IC) consists in transforming the description of a circuit at the algorithmic or behaviorial level to a description at the physical level satisfying technological conditions. This process is subdivided into system, behavioral, logic and layout levels. This paper is concerned with the logic level, in which the behavior of a circuit is described by logical functions. The effectiveness of algorithms used in this level primarily depends on data structures (AND/OR forms, cubes, vector representations, etc.). Problems of large dimension are effectively solved with decision diagrams (DD) [1, 2] . Arithmetical logic is the extension of the Boolean algebra through arithmetical operations permitting the representation of logical functions by integer functions (Boolean-to-integer functions). In many cases, this is helpful in manipulating and transforming data of CAD systems [3, 4] .
Beginning from the pioneering works of Aiken on the application of arithmetical logic in designing the computers MARK 3 and MARK 4 (1952) [5] , many papers have developed word-level structures, i.e., representation of data in the form of specially grouped words, to obtain compact data representation and thereby increase the dimension of problems, for example, by the so-called word-level DD . Another approach is developed in [6] . However, it is not clear which of the methods of formation of words from Boolean functions is preferable. The properties of arithmetical logic in this respect are rather attractive, for example, is it not possible to group data such that they are described by a linear arithmetical polynomial (LAR). In certain well-know publications, this problem is solved in a simplified formulation by partly linearizing the word-level model [1, 3, 4, 7] . Fundamental results due to Malyugin [8, 9] pave the way for solving this problem.
This paper is devoted to linearization of arithmetical word-level models-an integral part of the Malyugin approach. Our aim is to interpret his approach to linearization of arithmetical models (polynomials) and refine it from the standpoint of new requirements and capabilities of modern CAD IC systems. In particular, we describe a classification for word-level models and show the importance of the cortege technique for linearization of arithmetical models. Jointly with linearization conditions and matrix transformation technique [10, 11] , the arithmetical model of a circuit (combination circuit or a circuit with memory on binary and multilevel gates) is shown to be linearizable [12] . Then, the linear model is directly mapped into a linear DD (LDD) having certain useful properties. For the first time we show that any circuit is representable by a system of LDD. SHMERKO Finally, using the properties of linear models, we solve the problem of large weight coefficients characteristic of arithmetical forms. It is a serious hurdle in practical application of arithmetical logic. Experiments with industrial circuits have shown that our algorithm is effective for solving large-dimensional problems (in experiments, coefficients took values up to 2 100 ); none of the known methods can solve such problems. Latest results in arithmetical logic, including linearization of models, are reviewed in [13] .
Arithmetic transformation methods are discussed in Sections 3-5. Linearization of arithmetic polynomials is described in Section 6. Section 7 is concerned with the computational aspects of linear transforms based on LAR. Section 8 is devoted to manipulations with large values of coefficients of LAR. Experimental results are given in Section 9. The application of arithmetic logic in prospective technologies is examined in Section 10.
PRELIMINARIES

Word-level Forms
A Boolean function of n variables is a mapping {0, 1} n → {0, 1}. The word-level form in arithmetic logic is an integer function P with a mapping {0, 1} n → {0, 1, . . . , p − 1}, where p > 2. In general, a system of r Boolean functions of n variables (r-output Boolean function) can be represented by an integer function D with the mapping {0, 1} n → {0, 1, . . . , 2 r − 1}. Word-level representation of a system of Boolean functions is defined to be an ordering of integer functions P j such that the functions form a word
The outputs f 1 , f 2 , . . . , f r of a Boolean function f are uniquely estimated from expression (1) through transformation of P j into f j . This form is the weighted sum of r arithmetic polynomials P j , j = 1, . . . , r. A particular case of this expression is the linear arithmetic polynomial (LAR), which contains not more than (n+1) nonzero coefficients. Transformation of an arithmetic polynomial (1) to a LAR is the solution of the boundary-value problem of arithmetic logic. In this paper, we focus our attention on methods of formation of LAR and their properties. In the general case, a word-level model is described by a sequence of words. A word contains information on a function and components of a system (circuit). The simplest word-level model contains only Boolean constants. For example, the word 101 represents a binary word. In CAD IC, we use different types of word-level models, for instance, sum of weighted Boolean expressions or arithmetic polynomials (1). Word-level structures are manipulated and transformed by a special technique based on decision diagrams, known as the WDD [2] . The initial word-level description may contain arithmetical expressions or truth vectors of Boolean functions. Malyugin refers to such data structures as corteges and has developed a technique for manipulating over them [8] .
Linearization Problem
Arithmetic logic is an extension of Boolean algebra. An arithmetical expression is formed via replacement of Boolean operations by arithmetical operations over integer data according to certain rules. Algebra of corteges is an extension of arithmetical logic. 2 Definition 1. The LAR of a Boolean function f of n variables x 1 , . . . , x n is
where d i (i = 1, 2, . . . , n) is the ith integer coefficient.
According to expression (2), an r-output Boolean function can be represented by a LAR if all polynomials P j in (1) are LARs (trivial case) or (b) the weighted sum of (1) contains LARs and nonlinear polynomials P j (the general case).
Linearization means transformation of a nonlinear arithmetic polynomial (1) into a linear arithmetic polynomial (2) with not more than (n + 1) nonzero coefficients. Probably, a similar linearization problem was first solved in [16] , though general interest in this topic had emerged as early as 1952. (see [17] ). A solution in the spectral domain is given in [18, 19] . Example 1. The outputs f 1 = x 1 ⊕ x 2 and f 2 = x 1 x 2 of a half-adder are nonlinear arithmetic polynomials P 1 = x 1 + x 2 − 2x 1 x 2 and P 2 = x 1 x 2 , respectively. This is the general case of design of LARs (2) . According to (1) 
Interchanging the numbers of P 1 and P 2 , we obtain a nonlinear polynomial D = 2x 1 + 2x 2 − 3x 1 x 2 .
In this example, identical nonlinear terms 2x 1 x 2 have been eliminated as a result of their unlike signs by a suitable choice of order of numeration for the outputs of the Boolean function. Consequently, linearization of expression (1) is sensitive to the order of numeration of outputs of the Boolean function in the word-level representation. If this order is suitably chosen, then the LAR uniquely represents a function, and this provides a method for estimating the initial function.
The linearization problem for data structures can also be formulated differently: find a linear transformation L for the variables x 1 , x 2 , . . . , x n of a Boolean function f such that f = L{ f }. If the Boolean function f is simpler to compute than the function f and the transformation L does not require sophisticated computation resources, then this approach is useful in designing and analyzing logical circuits [7, 20, 21] .
Topic of Study
The state-of-the-art of our problem shows that there are two main hurdles in the way of practical application of arithmetical logic to logical design and control, viz.:
(i) Absence of satisfactory methods for linearization of arithmetical models. Although the results due to Malyugin give a "key" to many real problems, his linearization approach needs refinement from the viewpoint of modern CAD IC technology.
(ii) Impossibility of utilization of the existing methods for solving large-dimensional problems. Description of data structures by arithmetical polynomials and manipulations over them requires huge weight coefficients even for small circuits. If this hurdle is surmounted, vistas open for the utilization of the word-level technique, in particular, WDD technology.
Motivated by these facts, we shall focus our attention on linear models of arithmetical logic for multilevel circuits and for transforming them to an LDD set:
Thus we can attain the main goal: application of Malyugin's results in CAD IC, their interpretation in terms of modern word-level technology, and solution of certain related problems, such as transmission of data via LDD networks and manipulations with large weight coefficients. To determine the place and role of Malyugin's linearization methods in modern word-level technology, we must classify methods of realization of arithmetical transformations, by which we mean the relationship between Boolean functions and their representation by arithmetical polynomials. 3 Direct arithmetical transformation is used for solving the following problem: given a Boolean function (a many-output function in the general case), find its corresponding arithmetical polynomial. Inverse arithmetical transformation is used for estimating the Boolean function from a given polynomial. Consequently, arithmetical transformation is defined by a pair of relations for solving direct and inverse problems.
In this paper, we use four methods for manipulations over arithmetical expressions: algebraic, matrix, Taylor expansion, and algebra of corteges based on the Malyugin method (Fig. 1) . 4 Algebraic manipulations based on the linearity of arithmetical transformations. They feature clarity and simplicity, and helpful in solving large-dimensional problems. For details, see Section 3.
Matrix manipulations are based on the transformations used in digital signal processing. They are suitable for solving large-dimensional problems in combination with graphic structure of data, such as DD. Details are presented in Section 4.
Taylor expansion is the analog of the Taylor series in mathematical analysis. Its merits are that the coefficients of an arithmetical polynomial admit representation in a convenient form for analysis by analogs of Boolean differences (as arithmetical derivatives).
Manipulations based on the algebra of corteges-the topic for discussion and investigation in this paper-underlie the Malyugin approach, which significantly differs from the first three approaches. Its merits are (i) algorithmically flexible manipulation over large-dimensional arithmetical expressions, (ii) new possibilities for realization of direct and inverse transformations, (iii) simplicity of design and analysis of LARs, and (vi) possibility of representation of any Boolean function by a finite LAR set. The last property is not inherent in any of the well-known method. The Malyugin method is described in Section 5.
These transformation methods differ in computational complexity and algorithmic realizability. The choice of a method depends on the concrete problem.
TRANSFORMATION TO ALGEBRAIC FORM
Arithmetical transformation can be realized directly by representing every element in a logical circuit by an appropriate polynomial [23] . This is one of merits of the algebraic form.
Direct Transformation
Manipulations over arithmetical expressions are based on the linearity of arithmetical transformations. Let A{f } denote the arithmetical transform of a Boolean function f represented by
Then the arithmetical analog of the Boolean function A{f } is constructed via transformation of subfunctions f i
Example 2. Using the linearity property, the trivial equalities
and f 3 = x 1 ⊕ x 2 are reduced to arithmetical form as
Since arithmetical transforms are linear, the outputs of the Boolean function f can be grouped as words (1), i.e., functions of every output can be represented by the weighted sum of transforms
Example 3. Applying property (3) to the Boolean function in Example 2, we obtain
In this example, three Boolean functions, each of which is represented by an arithmetical equivalent, are described by one (nonlinear) polynomial, i.e, in word-level form. This polynomial is obviously inferior in complexity to the initial Boolean functions. All methods of grouping of functions (numeration of outputs of the function as in Example 1) do not yield the linear expression (2). This is a motivation for developing new linearization methods.
Inverse Transformation
Since inverse transformation to algebraic form mostly requires an intuitive approach and hardly yields to algorithmization, it is not of much interest even for small-dimensional problems.
TRANSFORMATION TO MATRIX FORM
Here we examine two matrix arithmetical transformations [11] . Let X and D be the truth vector of a Boolean function f and the vector of coefficients of its arithmetical representation, respectively. The relationship between X and P is defined by two transformations
where A 2 n and A
−1
2 n are the matrices of direct and inverse arithmetical transformations, respectively.
Direct Transformation
Direct transformation (4) is applied to represent a Boolean function in arithmetical form defined by the coefficient vector D. 5 The arithmetical transformation matrix A 2 n is formed by the rule
where A 1 is the base matrix of direct transformation and ⊗ denotes the Kronecker multiplication.
Example 4. The three-output Boolean function of Example 3 is transformed to an arithmetical polynomial as follows. First we form its truth vector with integral elements
Then applying the direct transformation (4), we obtain the coefficient vector D of the unknown arithmetical polynomial D
This example shows that matrix form is preferable to algebraic form in computations.
Inverse Transformation
Inverse transformation applied to the coefficient vector D (4) yields the truth vector X. The matrix of inverse arithmetical transformation A −1 (n) is formed according to the rule
1 is the base matrix of inverse transformation. Consequently, LAR = 2 + 3x 1 + 5x 2 represents a Boolean function of four outputs
TRANSFORMATIONS IN CORTEGE ALGEBRA
A common drawback of these three methods of arithmetical transformations (Fig. 1) is the restricted possibilities for manipulations over functions in word-level representation for linearization. Widening these possibilities, Malyugin solved the following problem: given a many-output Boolean function, find (a) an algebra for effective manipulation over word-level structured data and (b) a method for linearization of arithmetical expressions in this algebra.
Initial Definitions
Without specifying the nature of an object (element), a cortege Cor m is defined to be an ordered sequence of m elements U i , i = 1, 2, . . . , m:
where denotes the separator between elements. Often we write A Cor m to denote that the cortege A contains m elements. In arithmetical logic, elements of a cortege may be constants 0 and 1, variables x i , functions f i (Boolean expressions), and (nonlinear) polynomials (in the general case), denoted in the sequel by AR i .
Example 6. (i) Cor
= 0 x 3 1 is a cortege of constants, (ii) Cor = f 3 f 2 f 1 is a cortege of functions, (iii) Cor = AR 3 AR 2 AR 1 is a cortege of polynomials, and (iv) Cor = (x 2 ∨ x 3 ) (x 1 ⊕ x 2 ) 0
is a cortege of Boolean expressions and a constant.
The number of an element in a cortege is its address. The advantage of description by a cortege is the possibility for grouping and manipulation over data in word-level format. For example, LAR = x 1 + x 2 represents a Boolean function with two outputs x 1 x 2 and x 1 ⊕ x 2 , which is defined by the cortege
Higher-order bit
Lower-order bit
The masking operator is designed to extract the desired function from a cortege or LAR.
Definition 2. The masking operator
shows the position r of the function f r in the cortege Cor m of m functions f i , i = 1, 2, . . . , m.
Example 7.
Functions in a cortege x 1 x 2 (x 1 ⊕ x 2 ) are "extracted" with a masking operator
Cortege Algebra
The main requirements imposed on the algebra used in the description and transformation of switching functions are functional completeness (distinguishable algebraic representation for a function), flexibility (reasonable complexity of data manipulation algorithms), and realizability (simplicity and obvious physical interpretation of the relationship with other data structures). Using these requirements, Malyugin extended the classical Boolean algebra to operations over corteges.
Sum of Corteges
We can find the sum of a cortege A of elements a i and a cortege B of elements b i in analogy with the design of a binary adder, whose primitive components are called half-adders. 6 Let us 
Using half-adder (8), we can design a complete adder of corteges. 7 Addition of constants is implemented as in a binary adder, including the case 1 + 1 + 1 = 1 1. The four cases considered above for the addition of constants 0 and 1 and variables x and y are similar to those for a cortege half-adder. The result of addition for other combinations of constants and variables is (i) 1 + x + 1 = 1 x, (ii) 1 + y + 1 = 1 y, and (iii) x + 1 + y = 0 (x ⊕ y) since x + 1 + y = (x + 1) + y = (x x) + y = (x ⊕ xy) (x ⊕ y) = (x ∨ y) (x ⊕ y). Finally, the sum of three elements of a cortege for x + x + y and x + y + y is x + x + y = (x + x) + y = (x 0) + y = x y. From the truth tables of adders for the addition of binary numbers and corteges (Fig. 3) , we arrive at Interpretation of addition of corteges by an adder (9) is useful in designing algorithms for manipulations over corteges. For example, the analog of a parallel adder of corteges is the parallel binary adder, and the algorithm for sequential addition of corteges is derived from the architecture of the sequential binary adder (Fig. 4) .
Assertion 2. Formal descriptions of binary adders and cortege adders are identical
SUM = a i ⊕ b i ⊕ CARRY i−1 , CARRY i = a i b i ∨ CARRY i−1 (a i ⊕ b i ).(9)
Product of Corteges
The product of two corteges is conveniently interpreted with a binary multiplier based on the accumulation of partial products. The product of two corteges A Cor 2 = x 1 and B Cor 2 = 0 y is
Here AND-terms are partial products. The result A Cor 2 × B Cor 2 = 0 xy y is formed by accumulating partial products, carrying digits from right to left.
Properties of Cortege Algebra
Let three corteges A Cor m , B Cor s , and C Cor k be given. To extend the Malyugin arithmetical logic, let us define a few axioms of cortege algebra (0 and 1 elements, complementation, commutativity, associativity, and distributivity). Using them, we can implement any cortege transformation.
Example 8. A cortege Cor k is given. A cortege with inverse order of occurrence of elements is formed as follows. Since Cor
, where 3 = 1 1, or in vector form
Particular Cases
Particular cases of cortege operations are helpful in simplifying transformations and designing algorithms.
Addition of a constant and a function. Let us express the relation x 1 + x 2 = x 1 x 2 (x 1 ⊕ x 2 ) between a function f and a constant a ∈ {0, 1} as
SHMERKO Relation (10) cannot be used for manipulations over corteges since it holds only for single-bit operations. For a = 0, we have 0 + f = 0f (0 ⊕ f ) = f . Similarly, for a = 1 we obtain 1 + f = 1f (1 ⊕ f ) = f f . Let us find a + f for a > 1. Let a = 2. Since a = 2 and the function f is represented as a cortege of 1 0 and f = 0 f , we have
Multiplication of a constant by a function. In analogy with addition, for a = 3 = 1 1 we obtain 3 + f = f f f . Since 0f = f , 1f = f , and 2 = 1 0, the product of 2 and f is
Technique of manipulations over corteges. Example 9. The sum and product of a function f = x 1 ⊕x 2 and a constant 5 are equal to 5+f = 1 (x 1 ⊕x 2 ) (x 1 ⊕ x 2 ) and 5f = (x 1 ⊕x 2 ) 0 (x 1 ⊕x 2 ), respectively, or in vector form
The next example illustrates the technique of manipulations involved in the addition of a cortege Cor and a constant a, i.e., Cor + a.
Example 10. Given a cortege Cor = (x 1 ∨ x 2 ) x 2 and a constant a = 1, find a new cortege Cor = {(x 1 ∨ x 2 ) x 2 } + 1. Let us apply the computation scheme
For the lower-order digit, we have x 2 +1 = x 2 x 2 . The next digit is (x 1 ∨x 2 )+0+x 2 = (x 1 ∨x 2 )+x 2 . Using the relation
The same result is obtained by computation in vector form
The result of Example 10 is interpreted in terms of arithmetical logic as follows: the initial polynomial AR = 2(x 1 ∨ x 2 ) + x 2 = 2x 1 + 3x 2 − 2x 1 x 2 is transformed to the polynomial AR + 1 = 2 2 x 2 + 2 1 x 1 x 2 + 2 0 x 2 = 4x 2 + 2x 1 x 2 + x 2 .
Direct and Inverse Transformations
Direct arithmetical transformation is helpful in representing any Boolean function as an arithmetical polynomial with the help of cortege algebra. The initial function can be defined by Boolean expressions, a cortege, or a truth table.
Given an arithmetical polynomial AR, find its corresponding cortege Cor of Boolean functions, i.e., A −1 (AR) = Cor. The solution algorithm consists of (a) representation of every term of the polynomial AR by a cortege (in the general case, the polynomial may contain 2 n terms, i.e., 2 n corteges), (b) specification of the general format m for all corteges, and (c) computation of the sum of corteges. Formally, the solution is guaranteed by
Theorem 1 ([9]). A cortege of Boolean functions is uniquely estimated from a given arithmetical polynomial AR by the rule
where τ ij is the jth element in the ith cortege (term of the polynomial).
The proof of Theorem 1 is given in [9] .
Example 11 (continuation of Example 5). To find the cortege of Boolean functions from the polynomial LAR = 2 + 3x 1 + 5x 2 , let us express its terms, using (11) , as corteges 2 = 1 0, 3x 1 = x 1 x 1 , and 5x 2 = x 2 0 x 2 . Hence LAR = (
Finally, LAR = 2 + 3x 1 + 5x 2 = (
LINEARIZATION
As a result of linearization of word-level models, the number of nonzero elements is reduced to the number of variables (2) . The LAR is mapped into a linear graph, i.e., a decision diagram. In certain well-known publications, the linear structure of data is determined using different properties of Boolean functions (logical circuits), which must be preliminarily identified. In 1952, Komamiya [17] used a LAR of the type
For example, for n = 2 this relation describes a half-adder, and for n = 3 a total adder. In this section, we describe the so-called naive or direct approach to linearization, which dominated in investigations for a long time, and the Malyugin approach. 
Linearization Condition
The proof of Theorem 2 is given in [10, 27] . This theorem formulates necessary and sufficient conditions for linearization of arithmetical word-level models of Boolean functions. (12) is satisfied since the equality (12) is not satisfied and the half-adder is described by the linear polynomial
Let us state the constraints in the direct (naive) approach to AR linearization.
Theorem 3. A single-output Boolean function can be uniquely represented by a LAR, which describes a new extended Boolean function with two outputs, one of which is the initial function.
The proof of Theorem 3 is given in the Appendix. According to Theorem 3, the extended Boolean function contains a garbage function. For example, applying Theorem 3 to the function
, where 1 ⊕ x 1 ⊕ x 2 is a garbage function. The theorem on the LAR representation of a Boolean function of three variables is proved along similar lines. But serious difficulties are encountered in applying this method to functions of three or more variables.
LAR of Primitive Functions
Malyugin designed an elegant approach to linearization of arithmetical polynomials using cortege algebra [9] .
Theorem 4 (LAR of primitive functions [9]). AND, OR, and EXOR functions with n inputs admit representation by LAR
n-AND
and a is the integral part of the number a.
The proof of Theorem 4 is given in [9] . Table 1 illustrates the application of Theorem 4. In all cases, linearization requires one garbage function to be added. Moreover, the negation operation NOT corresponds to LAR Ξ 1 1 {1 − x}. Using Table 1 , we can find LAR of other elements, for example,
LAR for 3-input elements are designed with Theorem 4 along similar lines:
Linear Decision Diagrams
In this section, we apply the word-level DD technique to manipulate over arithmetical expressions. The linear word-level DD for representing a many-out Boolean function is called the linear decision diagram (LDD), i.e., a word-level decision diagram satisfying linearity conditions. 
where
. . , x n ) are the left and right branches, respectively.
Theorem 5. Every combination circuit 9 with elements from the standard CAD IC library admits representation by a set of linear decision diagrams.
The proof is implied by the possibility for structuring any logical circuit in the form of a finite number of levels, each of which is described by LARs and direct mapping of a LAR into an LDD (nodes define the operation pD A and hanging vertices represent the LAR coefficients). The order of elements in a level must be fixed so that the finiteness property is preserved. In the general case, LAR and LDD are semi-canonical representations of logical functions.
The complexity of arithmetical models in the form of LAR and LDD is estimated with According to (14) , the term −f x=0 + f x=1 is equal to the constant −LAR x 1 =0 + LAR x 1 =1 = −3. Therefore, the hanging vertex is assigned the value −3 (Fig. 5 ). Since LAR x 1 =0 is not a constant and LAR x 1 =0 = −12x 2 + 17x 3 + 20, we use the expansion (left and right branches, respectively) 
COMPUTATION TECHNIQUE
Weighted Sum of LAR
The underlying principle of computation is the representation of a finite set of LAR i by the weighted sum 2 j 1 LAR 0 + 2 j 2 LAR 1 + . . . + 2 jr LAR r , j 1 < j 2 < . . . < j r . The number of bits to represent a LAR is j = log 2 (n) + 1, where n is the number of bits in the representation of the maximal value of the LAR. 
Example 14.
Let us consider the levels of a three-element circuit (Fig. 5) . The first element represents a LAR of weight 2 0 = 1 and j 1 = log 2 (2) +1 = 2 bits are required for its representation. The second and third LARs have weights 2 2 and 2 4 and require j 2 = 2 and j 1 + j 2 = 4 bits, respectively. Consequently, the circuit level in Fig. 5 is described by the LAR
The resultant LAR is the linear model for the lth level IN l of the circuit with n inputs and r outputs. Representation of the ith LAR requires a memory
where i ∈ {1, 2, . . . , r} and J 0 = 0. Computation with this model is reduced to computing the weighted sum LAR i , i ∈ {1, . . . , r}:
where j i = log 2 n + 1 is the number of bits required to represent LAR i .
Representation of Multilevel Circuits by a System of LDD
Using Theorem 5 and Example 13, let us describe a method for designing linear models of LAR and LDD for any logical circuit consisting of element of the standard CAD IC library. (b 1 = 1). The weight of LAR for the second element is 2 2 (J 2 = 2) and x 1 is contained with negation (b 1 = 1). Consequently,
Relation (18) shows that the number −3 is uniquely represented by four attributes b 1 , J 1 , b 2 , and J 2 . Obviously, b i and J i require far less memory than the weights of hanging vertices for storage. Indeed, since b i can take only three values b i ∈ {0, 1, −1}, two bits are sufficient for its code, for example, 0 ⇒ 00, 1 ⇒ 01, and −1 ⇒ 11. According to Theorem 7 and Corollary 1, the coefficients of hanging vertices are not arbitrary integers. Consequently, continuing the example, we find that it suffices to store only J 1 = 0 and J 2 −J 1 = 2. Therefore, for the first hanging vertex, we must store the parameters b 1 = 01, J 1 = 000, b 2 = 11, and J 2 − J 1 = j 2 = 010. Now we consider the second hanging vertex. Its weight is
, which can be represented by four parameters b 1 = 01, J 1 = 010, b 2 = 11, and j 2 = 010. Similarly, the weight of the third hanging vertex is
But it is sufficient to store b 1 = 01, J 1 = 000, b 2 = 01, and J 2 − J 1 = 100. The parameters of the free hanging vertex are a 1 = 01, J 1 = 000, b 2 = 01, and J 2 − J 1 = 010, which correspond to the weight W 0 = a 1 
Example 16. The code of the value 0 + 2 3 − 2 6 − 2 9 − 2 12 + 0 + 0 + 2 21 + 2 24 of the hanging vertex is shown in Fig. 7 . The coefficient of the linear model attains the value 2 24 and is coded by 18 bits.
EXPERIMENTAL RESULTS
Results of experiments conducted with large-dimensional test circuits are reported in [12] . Every circuit (including, circuits with multivalued gates) is shown to be representable by a finite set of LAR and LDD. A fragment of experiments is listed in Table 2 , where TEST, #IN, #OUT, and #G denote the name, number of inputs, outputs, and gates of the circuit 10 , respectively. The columns EDIF, Table 2 . Memories for LDD, EDIF, ISCAS models ISCAS, and LDD show memory (in bytes) for the traditional representation of a circuit in EDIF, ISCAS, and LDD formats. Clearly, LDD models require 9-25 times less memory than traditional models. For example, the combination circuit C7552 with 207 inputs, 109 outputs, and 3512 gates requires 1 236 066 and 162 222 bytes for storage in EDIF and ISCAS formats, respectively, i.e., 22 and 10 times less memory for storage than in LDD format. Verification of linear circuit models is still an unresolved problem.
ARITHMETICAL LOGIC IN NANOTECHNOLOGY
The deterministic models described in this paper may not find direct utilization in future technologies due to the stochastic behavior of nanostructures [32] . This stimulates the study of probabilistic and information models for computation. Arithmetical logic is the boundary case of the so-called probabilistic logic. Merekin [33] was probably the first to prove that the reliability function of the switching circuit is the generalization to arithmetical description of the circuit. Malyugin used this property to study the reliability of switching circuits with arithmetical polynomials [34] .
Example 17.
Let signals x 1 and x 2 appear at the input of an OR gate independently with probabilities p 1 = p(x 1 ) and p 2 = p(x 2 ), respectively. The output y of the OR gate is either x 1 or x 2 . Let p 1 = 0.8 and p 2 = 0.9. Then the correct output must be expected with probability p = 1 − (1 − p 1 )(1 − p 2 ) = p 1 + p 2 − p 1 p 2 = 0.8 + 0.9 − 0.8 × 0.9 = 0.98. Taking p 1 = p 2 = 1, let us transform the probabilistic model into a deterministic model. Obviously, the output of the OR element is y = x 1 + x 2 − x 1 x 2 , which is the arithmetical description of the OR element. Table 3 shows the probabilistic characteristics of AND, OR, and EXOR gates.
CONCLUSIONS
Malyugin's theorems jointly with the latest results in arithmetical logic and modern CAD IC tools are effective in linearizing arithmetical forms of representation of not only Boolean functions, but also multivalued logical functions, as demonstrated in [12] . Possibly, these results may be useful in future technologies and other problems, viz., in artificial intelligence systems. 
Expression (19) 
